Novena GPBB FPGA baseline design
c-x-r/novena-gpbb-fpga
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|
Repository files navigation
Releases
No releases published
Languages
- Verilog 61.0%
- Shell 20.6%
- Tcl 11.8%
- Stata 4.8%
- SystemVerilog 1.8%
| Name | Name | Last commit date | ||
|---|---|---|---|---|