This is FIR Viewer It's supposed to provide an interactive graph of the wiring of the generated chip hierarchy which is spit out by Chisel