Skip to content

PENDING: arm64: dts: qcom: shikra-cqs-evk: Enable display and add ili7807s panel - #1082

Closed
arpit-dev-geek wants to merge 12 commits into
qualcomm-linux:qcom-nextfrom
arpit-dev-geek:pr/ili7807s-shikra-qcom-next
Closed

PENDING: arm64: dts: qcom: shikra-cqs-evk: Enable display and add ili7807s panel#1082
arpit-dev-geek wants to merge 12 commits into
qualcomm-linux:qcom-nextfrom
arpit-dev-geek:pr/ili7807s-shikra-qcom-next

Conversation

@arpit-dev-geek

Copy link
Copy Markdown

This series adds display support for the Qualcomm Shikra platform.

It introduces the Qualcomm Shikra MDSS display subsystem support
at the SoC level, and enables display on the Qualcomm Shikra CQS
EVK and CQM EVK boards with the required DSI panel nodes.

Depends on (#1080)

arpit-dev-geek and others added 12 commits September 11, 2026 10:32
…roller

ILI7807S is a DSI display controller used to drive MIPI-DSI panels.
The DLC DLC0697 1080x1920 LCD panel is based on this controller.

The panel requires a reset GPIO, I/O voltage supply (vddi), positive
LCD bias supply (avdd) and negative LCD bias supply (avee). The panel
operates in video burst mode with four data lanes using RGB888 pixel
format.

Link: https://lore.kernel.org/all/20260701-ili7807s-v4-1-c7d76d4780a5@oss.qualcomm.com/
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com>
Signed-off-by: Arpit Saini <arpit.saini@oss.qualcomm.com>
Add a DRM panel driver for the DLC DLC0697 1080x1920@60Hz MIPI DSI
panel based on the Ilitek ILI7807S display controller.

The panel operates in video burst mode with four data lanes using
RGB888 pixel format.

Link: https://lore.kernel.org/all/20260701-ili7807s-v4-2-c7d76d4780a5@oss.qualcomm.com/
Signed-off-by: Arpit Saini <arpit.saini@oss.qualcomm.com>
Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org>
Add the SoC-level display subsystem nodes for Qualcomm Shikra:
MDSS wrapper,DPU display controller, DSI host controller, and
14nm DSI PHY.

Qualcomm Shikra uses DPU 6.5 hardware (same as QCM2290). Platform-specific
compatible strings are used as the primary match with QCM2290 fallbacks
to reuse the existing driver support.

The dispcc clock inputs for the DSI byte and pixel PLLs are wired
from mdss_dsi0_phy.

Signed-off-by: Nabige Aala <nabige.aala@oss.qualcomm.com>
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20260706-shikra-dt-changes-v2-1-56fcd1659ea4@oss.qualcomm.com
…7807s panel

Enable the Qualcomm Shikra MDSS display subsystem on the Shikra CQM EVK
board and add the DLC0697 MIPI DSI display panel node. Pin pm4125_l5
to 1.232V with regulator-allow-set-load for DSI PHY PLL stability.

Signed-off-by: Arpit Saini <arpit.saini@oss.qualcomm.com>
Signed-off-by: Nabige Aala <nabige.aala@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20260706-shikra-dt-changes-v2-2-56fcd1659ea4@oss.qualcomm.com
Enable the ILI7807S 1080x1920 video-mode DSI panel driver as a module,
used on the Qualcomm Shikra CQM EVK board and CQS EVK board.

Signed-off-by: Arpit Saini <arpit.saini@oss.qualcomm.com>
Signed-off-by: Nabige Aala <nabige.aala@oss.qualcomm.com>
…7807s panel

Enable the Qualcomm Shikra MDSS display subsystem on the Qualcomm Shikra
CQS EVK board and add the DLC0697 MIPI DSI display panel node.

Signed-off-by: Arpit Saini <arpit.saini@oss.qualcomm.com>
Signed-off-by: Nabige Aala <nabige.aala@oss.qualcomm.com>
Link: https://lore.kernel.org/r/20260706-shikra-dt-changes-v2-4-56fcd1659ea4@oss.qualcomm.com
@qswat-orbit-external

Copy link
Copy Markdown

Merge Check Failed: No CR Numbers Found

Error: No Change Request numbers were found.

Please add Change Request numbers to your pull request description in the format CRs-Fixed: 12345 or link GitHub issues that are associated with Change Requests.

@arpit-dev-geek

Copy link
Copy Markdown
Author

will raise through kernel-topics

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant