Skip to content

Sage#1

Open
hrushirajg23 wants to merge 4 commits into
vicharak-in:masterfrom
hrushirajg23:sage
Open

Sage#1
hrushirajg23 wants to merge 4 commits into
vicharak-in:masterfrom
hrushirajg23:sage

Conversation

@hrushirajg23

Copy link
Copy Markdown
Collaborator

No description provided.

…ng, etc

Signed-off-by: Hrushiraj Gandhi <hrushirajg23@gmail.com>
The target board(SAGE) does not implement the SMBus I/O expander used by the
ADL-N CRB for Board ID detection.

During Stage1B initialization, SBL attempts to read Board ID
information from the I/O expander. Since the device is not present on
the board, board detection fails and the platform remains in S5.

Remove the I/O expander access path and use a fixed BoardIdAdlNDdr5Crb
value for platform identification. Currently we use the hardcoded
BoardID.

Tested on custom ADL-N board and verified successful boot beyond the
previous S5 hang point.

Signed-off-by: Hrushiraj Gandhi <hrushirajg23@gmail.com>
Update the ADL-N board configuration to reduce the overall
Slim Bootloader footprint and enable generation of a 16MB IFWI
image as described in Intel document 842369, "Guide to Reduce
Intel® Slim Bootloader (Intel® SBL) IFWI Size".

The changes reduce the allocation for EPAYLOAD, Stage1B and
non-redundant regions to decrease the total flash consumption.

Modified regions:
- Reduce EPAYLOAD_SIZE from 0x240000 to 0x040000
- Reduce Stage1B size in fast boot configuration
- Reduce NON_REDUNDANT_SIZE allocation

These changes allow the resulting Slim Bootloader image to fit
within a 16MB flash layout when stitched into the IFWI.

Ref: Intel Document 842369

Signed-off-by: Hrushiraj Gandhi <hrushirajg23@gmail.com>
Signed-off-by: Hrushiraj Gandhi <hrushirajg23@gmail.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant