Skip to content

feat: formal RVFI support (M-ext ALTOPS, misalign trap, RVFI CSR chan…#2

Open
0611roxe wants to merge 1 commit into
wp-17:mainfrom
0611roxe:pr/formal-rvfi
Open

feat: formal RVFI support (M-ext ALTOPS, misalign trap, RVFI CSR chan…#2
0611roxe wants to merge 1 commit into
wp-17:mainfrom
0611roxe:pr/formal-rvfi

Conversation

@0611roxe

Copy link
Copy Markdown

…nels, debug-mode forcing)

Imports the csr branch tree on top of upstream/main as a single commit.

Includes:

  • M-extension ALTOPS support and RV32IMC misa (Cl1MDULp, Cl1Config, Cl1CSR)
  • Load/store misalign as synchronous exception (Cl1IDEXStage, Cl1EXCP, Cl1WBStage, Cl1Top)
  • RVFI CSR channels (mstatus/mie/mip/mepc/mcause/mtvec/mscratch/misa) (RVFI.scala, Cl1Top)
  • Formal-only debug-mode forcing so traps go to mtvec (Cl1Core)
  • gitignore: mill temp files

Verified all 91 riscv-formal checks PASS on the prior baseline.

…nels, debug-mode forcing)

Imports the csr branch tree on top of upstream/main as a single commit.

Includes:
- M-extension ALTOPS support and RV32IMC misa (Cl1MDULp, Cl1Config, Cl1CSR)
- Load/store misalign as synchronous exception (Cl1IDEXStage, Cl1EXCP, Cl1WBStage, Cl1Top)
- RVFI CSR channels (mstatus/mie/mip/mepc/mcause/mtvec/mscratch/misa) (RVFI.scala, Cl1Top)
- Formal-only debug-mode forcing so traps go to mtvec (Cl1Core)
- gitignore: mill temp files

Verified all 91 riscv-formal checks PASS on the prior baseline.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant