[PW_SID:1095073] riscv: ultrarisc: add DP1000 SoC DT and pinctrl support by linux-riscv-bot · Pull Request #1943 · linux-riscv/linux

linux-riscv-bot · 2026-05-15T04:42:46Z

PR for series 1095073 applied to workflow__riscv__fixes

Name: riscv: ultrarisc: add DP1000 SoC DT and pinctrl support
URL: https://patchwork.kernel.org/project/linux-riscv/list/?series=1095073
Version: 1

Add Shenzhen Rongda Computer Co., Ltd. to the vendor prefixes. Link: http://www.shenrongda.com/ Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

Update Documentation for supporting UltraRISC CP100 based CPU. CP100 is used in UltraRISC DP1000 SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

Add DT binding documentation for the UltraRISC DP1000 SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

Add bindings for the pin controllers on the UltraRISC DP1000 RISC-V SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

Add the base device tree for the UltraRISC DP1000 SoC. It describes the 8×CP100 CPU cores and essential SoC peripherals including the interrupt controller, pinctrl, GPIO, UART, SPI, I2C, PCIe, GMAC and the DMA controller. Link: https://lore.kernel.org/lkml/20260427-ultrarisc-pcie-v4-2-98935f6cdfb5@ultrarisc.com/ Link: https://lore.kernel.org/lkml/20260429-ultrarisc-serial-v7-3-e475cce9e274@ultrarisc.com/ Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

Add pinctrl driver for UltraRISC DP1000 pinctrl controller. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

Rongda M0 is an mATX motherboard based on the UltraRISC DP1000 SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

Milk-V Titan is an ITX motherboard based on the UltraRISC DP1000 SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

Enable `ARCH_ULTRARISC` in the default RISC-V defconfig. Link: https://lore.kernel.org/lkml/20260427-ultrarisc-pcie-v4-1-98935f6cdfb5@ultrarisc.com/ Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

linux-riscv-bot · 2026-05-15T04:48:52Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
build-rv32-defconfig
Desc: Builds riscv32 defconfig
Duration: 140.29 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:05:46Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
build-rv64-clang-allmodconfig
Desc: Builds riscv64 allmodconfig with Clang, and checks for errors and added warnings
Duration: 1011.96 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:28:45Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
build-rv64-gcc-allmodconfig
Desc: Builds riscv64 allmodconfig with GCC, and checks for errors and added warnings
Duration: 1377.29 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:29:11Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
build-rv64-nommu-k210-defconfig
Desc: Builds riscv64 defconfig with NOMMU for K210
Duration: 25.41 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:29:40Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
build-rv64-nommu-k210-virt
Desc: Builds riscv64 defconfig with NOMMU for the virt platform
Duration: 27.14 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:29:42Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
checkpatch
Desc: Runs checkpatch.pl on the patch
Duration: 0.83 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:31:09Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
dtb-warn-rv64
Desc: Checks for Device Tree warnings/errors
Duration: 85.57 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:31:11Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
header-inline
Desc: Detects static functions without inline keyword in header files
Duration: 0.24 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:31:13Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
kdoc
Desc: Detects for kdoc errors
Duration: 0.87 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:31:15Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
module-param
Desc: Detect module_param changes
Duration: 0.26 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:31:17Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
verify-fixes
Desc: Verifies that the Fixes: tags exist
Duration: 0.23 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:31:18Z

Patch 1: "[1/9] dt-bindings: vendor-prefixes: add Rongda"
verify-signedoff
Desc: Verifies that Signed-off-by: tags are correct
Duration: 0.32 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:33:54Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
build-rv32-defconfig
Desc: Builds riscv32 defconfig
Duration: 139.37 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T05:50:47Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
build-rv64-clang-allmodconfig
Desc: Builds riscv64 allmodconfig with Clang, and checks for errors and added warnings
Duration: 1011.90 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T06:13:44Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
build-rv64-gcc-allmodconfig
Desc: Builds riscv64 allmodconfig with GCC, and checks for errors and added warnings
Duration: 1374.89 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T06:14:12Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
build-rv64-nommu-k210-defconfig
Desc: Builds riscv64 defconfig with NOMMU for K210
Duration: 26.35 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T06:14:41Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
build-rv64-nommu-k210-virt
Desc: Builds riscv64 defconfig with NOMMU for the virt platform
Duration: 27.29 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T06:14:43Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
checkpatch
Desc: Runs checkpatch.pl on the patch
Duration: 0.77 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T06:16:10Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
dtb-warn-rv64
Desc: Checks for Device Tree warnings/errors
Duration: 85.53 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T06:16:12Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
header-inline
Desc: Detects static functions without inline keyword in header files
Duration: 0.23 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T06:16:15Z

Patch 2: "[2/9] dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible"
kdoc
Desc: Detects for kdoc errors
Duration: 0.86 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:07:52Z

Patch 7: "[7/9] riscv: dts: ultrarisc: add Rongda M0 board device tree"
kdoc
Desc: Detects for kdoc errors
Duration: 0.90 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:07:54Z

Patch 7: "[7/9] riscv: dts: ultrarisc: add Rongda M0 board device tree"
module-param
Desc: Detect module_param changes
Duration: 0.25 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:07:56Z

Patch 7: "[7/9] riscv: dts: ultrarisc: add Rongda M0 board device tree"
verify-fixes
Desc: Verifies that the Fixes: tags exist
Duration: 0.23 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:07:58Z

Patch 7: "[7/9] riscv: dts: ultrarisc: add Rongda M0 board device tree"
verify-signedoff
Desc: Verifies that Signed-off-by: tags are correct
Duration: 0.31 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:10:33Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
build-rv32-defconfig
Desc: Builds riscv32 defconfig
Duration: 140.50 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:28:45Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
build-rv64-clang-allmodconfig
Desc: Builds riscv64 allmodconfig with Clang, and checks for errors and added warnings
Duration: 1090.03 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:53:15Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
build-rv64-gcc-allmodconfig
Desc: Builds riscv64 allmodconfig with GCC, and checks for errors and added warnings
Duration: 1468.71 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:53:42Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
build-rv64-nommu-k210-defconfig
Desc: Builds riscv64 defconfig with NOMMU for K210
Duration: 25.80 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:54:11Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
build-rv64-nommu-k210-virt
Desc: Builds riscv64 defconfig with NOMMU for the virt platform
Duration: 27.36 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:54:17Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
checkpatch
Desc: Runs checkpatch.pl on the patch
Duration: 3.84 seconds
Result: WARNING
Output:

WARNING: added, moved or deleted file(s), does MAINTAINERS need updating?
#27: 
new file mode 100644

total: 0 errors, 1 warnings, 0 checks, 292 lines checked

NOTE: For some of the reported defects, checkpatch may be able to
      mechanically convert to the typical style using --fix or --fix-inplace.

Commit e894016b0081 ("riscv: dts: ultrarisc: add Milk-V Titan board device tree") has style problems, please review.

NOTE: Ignored message types: ALLOC_SIZEOF_STRUCT CAMELCASE COMMIT_LOG_LONG_LINE GIT_COMMIT_ID MACRO_ARG_REUSE NO_AUTHOR_SIGN_OFF

NOTE: If any of the errors are false positives, please report
      them to the maintainer, see CHECKPATCH in MAINTAINERS.
total: 0 errors, 1 warnings, 0 checks, 292 lines checked
WARNING: added, moved or deleted file(s), does MAINTAINERS need updating?

linux-riscv-bot · 2026-05-15T10:55:48Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
dtb-warn-rv64
Desc: Checks for Device Tree warnings/errors
Duration: 89.33 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:55:50Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
header-inline
Desc: Detects static functions without inline keyword in header files
Duration: 0.24 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:55:52Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
kdoc
Desc: Detects for kdoc errors
Duration: 0.89 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:55:54Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
module-param
Desc: Detect module_param changes
Duration: 0.26 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:55:56Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
verify-fixes
Desc: Verifies that the Fixes: tags exist
Duration: 0.23 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:55:58Z

Patch 8: "[8/9] riscv: dts: ultrarisc: add Milk-V Titan board device tree"
verify-signedoff
Desc: Verifies that Signed-off-by: tags are correct
Duration: 0.32 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T10:58:32Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
build-rv32-defconfig
Desc: Builds riscv32 defconfig
Duration: 140.07 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:15:31Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
build-rv64-clang-allmodconfig
Desc: Builds riscv64 allmodconfig with Clang, and checks for errors and added warnings
Duration: 1016.70 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:38:33Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
build-rv64-gcc-allmodconfig
Desc: Builds riscv64 allmodconfig with GCC, and checks for errors and added warnings
Duration: 1380.77 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:39:01Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
build-rv64-nommu-k210-defconfig
Desc: Builds riscv64 defconfig with NOMMU for K210
Duration: 25.76 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:39:29Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
build-rv64-nommu-k210-virt
Desc: Builds riscv64 defconfig with NOMMU for the virt platform
Duration: 26.81 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:39:32Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
checkpatch
Desc: Runs checkpatch.pl on the patch
Duration: 0.68 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:41:01Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
dtb-warn-rv64
Desc: Checks for Device Tree warnings/errors
Duration: 87.67 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:41:03Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
header-inline
Desc: Detects static functions without inline keyword in header files
Duration: 0.24 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:41:05Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
kdoc
Desc: Detects for kdoc errors
Duration: 0.85 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:41:07Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
module-param
Desc: Detect module_param changes
Duration: 0.26 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:41:09Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
verify-fixes
Desc: Verifies that the Fixes: tags exist
Duration: 0.23 seconds
Result: PASS

linux-riscv-bot · 2026-05-15T11:41:11Z

Patch 9: "[9/9] riscv: defconfig: enable ARCH_ULTRARISC"
verify-signedoff
Desc: Verifies that Signed-off-by: tags are correct
Duration: 0.32 seconds
Result: PASS

WangJia-UR added 9 commits May 15, 2026 04:42

dt-bindings: vendor-prefixes: add Rongda

28d1680

Add Shenzhen Rongda Computer Co., Ltd. to the vendor prefixes. Link: http://www.shenrongda.com/ Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

dt-bindings: riscv: cpus: Add UltraRISC CP100 compatible

92440e1

Update Documentation for supporting UltraRISC CP100 based CPU. CP100 is used in UltraRISC DP1000 SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

dt-bindings: riscv: Add UltraRISC DP1000 bindings

8244309

Add DT binding documentation for the UltraRISC DP1000 SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

dt-bindings: pinctrl: Add UltraRISC DP1000 pinctrl bindings

47948a0

Add bindings for the pin controllers on the UltraRISC DP1000 RISC-V SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

pinctrl: ultrarisc: Add UltraRISC DP1000 pinctrl driver

d4e2a64

Add pinctrl driver for UltraRISC DP1000 pinctrl controller. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

riscv: dts: ultrarisc: add Rongda M0 board device tree

d9896f6

Rongda M0 is an mATX motherboard based on the UltraRISC DP1000 SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

riscv: dts: ultrarisc: add Milk-V Titan board device tree

e894016

Milk-V Titan is an ITX motherboard based on the UltraRISC DP1000 SoC. Signed-off-by: Jia Wang <wangjia@ultrarisc.com> Signed-off-by: Linux RISC-V bot <linux.riscv.bot@gmail.com>

linux-riscv-bot closed this May 19, 2026

linux-riscv-bot deleted the pw1095073 branch May 19, 2026 22:51

Conversation

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026

Uh oh!

linux-riscv-bot commented May 15, 2026